As the design rule is scaled down, the electrical isolation of metal lines becomes critical. In a high density flash memory with 37nm (pitch=74nm) technology, the threshold voltage shift of ~0.3V is found to be caused by tungsten micro-bridge between adjacent bit-lines. Simulations and experimental data showed that tungsten re-sputtering is occurred during the deposition of HDP (High Density Plasma)-SiO 2 used as the filling dielectric between tungsten bit-lines. In this paper, the model for the tungsten re-sputtering is presented. The plasma simulations are performed to investigate the effects of process factors of HDP-SiO 2 deposition on the formation of micro-bridge using in-house tool, PIE simulator.
Introduction
The threshold voltage distribution of about 1V or less should be obtained after programming in the MLC (Multi level Cell) flash devices with 37nm technology [1] [2] . Recently, a few random bits, whose threshold voltages are about 0.3V higher (pitch=74nm) and tungsten re-sputtering mechanism in plasma conditions when deposition of HDP-SiO 2 than those of other cells in the array, have been found. We believe that tungsten micro-bridges between tungsten bit-lines (Fig. 1) cause the shift of cell V th . In 37nm technology, the high density plasma has been used to pattern tungsten bit-line and to deposit HDP (High Density Plasma)-SiO 2 as ILD (Inter-Layer Dielectric). Incident ions from the plasma can sputter the tungsten of bit-line and the sputtered tungsten can be re-deposited on the top of etched dielectric layer between bit-lines as shown in Fig2. In order to figure out which process step is dominant in the formation of tungsten micro-bridge, the flux of sputtered tungsten is investigate for several factors such as W thickness, sidewall slope and height of bit-line, and bias power and pressure of equipment, etc. Simulations are performed using in-house tool, PIE simulator [3] . The global model is used in the plasma simulation and Rilley model is used to calculate the ion energy and the angle distribution. The 2D profile simulation using level set method is performed to calculate the tungsten particle distribution by ionic sputtering. o and then decreases with angle α (Fig.6) . Fig.7 represents the process conditions for bit line etching and HDP-SiO 2 deposition, and the structural dimensions of bit-line. The flux of re-sputtered tungsten increases as the space Figure 3: the sequence of simulation to analyze the bridge mechanism using in-house tool, PIE simulator between bit-lines becomes narrower (Fig.8) . The amount of re-deposition at the edge of space is more than that of the center. Fig.9 shows how the flux of re-sputtered tungsten changes by change of source power, bias power, gases and pressure during the bit line formation process proceeds. The flux increases as the source power and pressure increase. Similar results are also obtained in HDP-SiO 2 deposition (Fig. 10) . However, the amount of re-sputtered tungsten flux in HDP-SiO 2 deposition is more than 10 times that of etching process. The dependences on the structural parameters are shown in Fig. 11 . In order to prevent the re-sputtering of tungsten from the bitlines during HDP-SiO 2 deposition, the buffer SiO 2 is deposited before HDP-SiO 2 deposition. As a result, the bridge-free bit-lines are obtained, and the random bits showing higher V th disappear.
Modeling

Results and Discussion
Conclusion
The tungsten re-sputtering from the bit lines under the high density plasma is investigated using in-house tool, PIE simulator, for a high density flash memory with 74nm pitch. Re-sputtering is found to occur during HDP-SiO 2 deposition. By introducing a new buffer oxide before HDP-SiO 2 deposition, bridge-free bit-lines are obtained (Fig. 12 ). 
